

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCI United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
09/716,734	11/20/2000	Vincent K. Chan	0100.0100120	7999	
24228	7590 . 08/28/2003				
MARKISON & RECKAMP, PC		EXAMINER			
PO BOX 0622	PO BOX 06229			WALLANG VIEWANDED O	
WACKER DR			WILLIAMS, ALEXANDER O		
CHICAGO, IL 60606-0229					
		,	ART UNIT	PAPER NUMBER	
			2826		
			DATE MAILED: 08/28/2003	DATE MAILED: 08/28/2003	

Please find below and/or attached an Office communication concerning this application or proceeding.

		√
	Application No.	Applicant(s)
	09/716,734	CHAN ET AL.
Office Action Summary	Examiner	Art Unit
	Alexander O Williams	2826
Th MAILING DATE of this communication app Period for Reply	pears on the cover shet with the c	correspondence address
A SHORTENED STATUTORY PERIOD FOR REPL THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.1 after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a repi - If NO period for reply is specified above, the maximum statutory period - Failure to reply within the set or extended period for reply will, by statute - Any reply received by the Office later than three months after the mailin earned patent term adjustment. See 37 CFR 1.704(b). Status	136(a). In no event, however, may a reply be tin by within the statutory minimum of thirty (30) day will apply and will expire SIX (6) MONTHS from the, cause the application to become ABANDONE	nely filed s will be considered timely. the mailing date of this communication. D (35 U.S.C. § 133).
1) Responsive to communication(s) filed on 26	<u>June 2003</u> .	
2a)⊠ This action is FINAL . 2b)□ Th	nis action is non-final.	
3) Since this application is in condition for allow closed in accordance with the practice under Disposition of Claims		
4)⊠ Claim(s) <u>1, 3 to 9, 12, 17 and 21 to 23</u> is/are	pending in the application.	
4a) Of the above claim(s) is/are withdra	wn from consideration.	
5) Claim(s) is/are allowed.		
6)⊠ Claim(s) <u>1, 3 to 9, 12, 17 and 21 to 23</u> is/are re	ejected.	
7) Claim(s) is/are objected to.		
8) Claim(s) are subject to restriction and/o	or election requirement.	
Application Papers		
9) The specification is objected to by the Examine		
10) The drawing(s) filed on is/are: a) acce		
Applicant may not request that any objection to the		•
11) The proposed drawing correction filed on	_	oved by the Examiner.
12) The oath or declaration is objected to by the Ex	•	
Priority under 35 U.S.C. §§ 119 and 120	anninor.	
13) Acknowledgment is made of a claim for foreign	n priority under 35 U.S.C. & 119/s	a)-(d) or (f)
a) ☐ All b) ☐ Some * c) ☐ None of:	in priority under 55 5.5.5. § 115(5	i)-(u) or (i).
1.☐ Certified copies of the priority document	s have been received	
2.☐ Certified copies of the priority document		ion No
3. Copies of the certified copies of the prio application from the International Bu * See the attached detailed Office action for a list	rity documents have been receive reau (PCT Rule 17.2(a)).	ed in this National Stage
14) Acknowledgment is made of a claim for domest	•	
a) The translation of the foreign language pro		
15) ☐ Acknowledgment is made of a claim for domest	ic priority under 35 U.S.C. §§ 120) and/or 121.
Attachment(s)		
Notice of References Cited (PTO-892) Notice of Draftsperson's Patent Drawing Review (PTO-948) Information Disclosure Statement(s) (PTO-1449) Paper No(s)	5) Notice of Informal I	y (PTO-413) Paper No(s) · Patent Application (PTO-152)

Application/Control Number: 09/716,734 Page 2

Art Unit: 2826

Serial Number: 09/716734 Attorney's Docket #: 0100.0100120

Filing Date: 11/20/00;

Applicant: Chan et al.

Examiner: Alexander Williams

Applicant's Amendment in Paper # 11, filed 6/26/03, has been acknowledged.

Claims 2, 10, 11, 13-16, 18-20 and 24-27 have been canceled.

Note: In claim 17, line 28, "and" should be deleted and --and-- should be inserted in claim 17, line 32, after "thermal expansion:".

The following is a quotation of the appropriate paragraphs of 35 U.S.C. § 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless --

(e) the invention was described in a patent granted on an application for patent by another filed in the United States before the invention thereof by the applicant for patent, or on an international application by another who has fulfilled the requirements of paragraphs (1), (2), and (4) of section 371(c) of this title before the invention thereof by the applicant for patent.

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains.

Patentability shall not be negatived by the manner in which the invention was made.

This application currently names joint inventors. In considering patentability of the claims under 35 U.S.C. 103(a), the examiner presumes that the subject matter of the various claims was commonly owned at the time any inventions covered therein

Art Unit: 2826

were made absent any evidence to the contrary. Applicant is advised of the obligation under 37 CFR 1.56 to point out the inventor and invention dates of each claim that was not commonly owned at the time a later invention was made in order for the examiner to consider the applicability of 35 U.S.C. 103(c) and potential 35 U.S.C. 102(f) or (g) prior art under 35 U.S.C. 103(a).

Claims 1, 3 to 9, 12 and 17 are rejected under 35 U.S.C. 102(e) as being anticipated by Lai et al. (U.S. Patent # 6,236,568 B1).

For example, in claim 1, Lai et al. (figures 1 to 4) specifically figure 2 show an integrated circuit package 1 comprising: a first substrate 3 having a first surface and a second surface, the first substrate including at least one heat generating circuit (inherit) and having a first coefficient of thermal expansion; and a second substrate 5 having at least a first surface and a second coefficient of thermal expansion that is substantially equal to the first coefficient of thermal expansion, the first surface of the second substrate being thermally coupled (by 6) to the second surface of the first substrate, the second substrate functioning to thermally conduct heat generated by the at least one heat generating circuit away from the at least one heat-generating circuit; a metallic heat sink 4 thermally coupled to the second surface of the second substrate, wherein a coefficient of thermal expansion of the metallic heat sink is substantially different than the first coefficient of thermal expansion and the second coefficient of thermal expansion; and an external epoxy molding material 8 disposed exterior to the metallic heat sink (portion along at 8 on the side and under the heat sink 4) such that the metallic heat sink, the second substrate 5 and the first substrate 3 are encapsulated by the external epoxy molding material 8.

- 3. The integrated circuit package of claim 1, Lao et al.'s coupling between the metallic heat sink and the second substrate is such as to accommodate movement of the metallic heat sink with respect to the second substrate.
- 4. The Integrated circuit package of claim 2, Lao et al.'s coefficient of thermal expansion of the metallic heat sink is approximately seven times greater than the first coefficient of thermal expansion and the second coefficient of thermal expansion.
- 5. The integrated circuit package of claim 1, Lao et al. further comprising: an adhesive layer 6 having a first surface and a second surface, the first surface of the adhesive layer being physically connected to the second surface of the first substrate, the second

Art Unit: 2826

surface of the adhesive layer being physically connected to the first surface of the second substrate, wherein a thickness of the adhesive layer is less than or equal to approximately one-sixth of a thickness of the first substrate and wherein the adhesive layer functions to thermally couple the first substrate to the second substrate and to position the second Substrate in a fixed relation with respect to the first substrate.

6. The integrated circuit package of claim 1, Lao et al. further comprising: a printed circuit board substrate 2 having at least a first surface, the printed circuit board substrate including at least one conductive trace 22; an adhesive layer 7 having a first surface and a second surface, the first surface of the adhesive layer being physically connected to the first surface of the printed circuit board substrate, the second surface of the adhesive layer being physically connected to the first surface of the first substrate in a fixed relation with respect to the printed circuit board substrate; and at least one electrically conductive path connecting the at least one heat-generating circuit to the at least one conductive trace.

- 7, The Integrated circuit package of claim 6, Lao et al.'s adhesive layer **7** comprises a conductive epoxy (silver paste).
- 8. The integrated circuit package of claim 6, Lao et al.'s at least one electrically conductive path comprises at least one wire bond 8.
- 9. The integrated circuit package of claim 1, Lao et al.'s thickness of the second substrate 5 is greater than a thickness of the first substrate 3.
- 12. The integrated circuit package of claim 1, Lao et al.'s first substrate comprises a first semiconductor material and wherein the second substrate comprises one of the first semiconductor material and a second semiconductor material.
- 17. Lai et al. (figures 1 to 4) specifically figure 2 show an integrated circuit package 1 comprising: a first substrate 3 having a first surface and a second surface, the first substrate including at least one heat-generating circuit and having a first coefficient of thermal expansion, a second substrate 5 having a first surface and a second surface, the second substrate having a second coefficient of thermal expansion that is substantially equal to the first coefficient of thermal expansion, the first surface of the second substrate being thermally coupled to the second surface of the first substrate, the second substrate functioning to thermally conduct heat generated by the at least one heat-generating circuit; a printed circuit board substrate 2 having at least a first surface, the printed circuit board

Art Unit: 2826

substrate including at least one conductive trace; a first adhesive laver 6 having a first surface and a second surface, the first surface of the first adhesive layer being physically connected to the second surface of the first substrate, the second surface of tile first adhesive layer being physically connected to the first surface of the second substrate, wherein a thickness of the first adhesive laver is less than or equal to approximately one-sixth of a thickness of the first substrate and wherein the first adhesive layer functions to thermally couple the first substrate to the second substrate and to position the second substrate in a fixed relation with respect to tile first substrate; a second adhesive layer 7 having a first surface and a second surface, the first surface of the second adhesive layer being physically connected to the first surface of the printed circuit board substrate, the second surface of the second adhesive laver being physically connected to the first surface of the first substrate, wherein the second adhesive laver functions to at least position the first substrate in a fixed relation with respect to the printed circuit board substrate; at least one electrically conductive path connecting the at least one heat-generating circuit to the at least one conductive trace; a metallic heat sink thermally 4 coupled to the second surface of the second substrate, wherein a coefficient of thermal expansion of the metallic heat sink is substantially different than the first coefficient of thermal expansion and the second coefficient of thermal expansion; and an external epoxy molding material 8 disposed exterior to the metallic heat sink (portion along at 8 on the side and under the heat sink 4) such that the metallic heat sink, the second substrate 5 and the first substrate 3 are encapsulated by the external epoxy molding material 8.

Claims 21 to 23 are rejected under 35 U.S.C. § 103(a) as being unpatentable over Lai et al. (U.S. Patent # 6,236,568 B1).

For example, in claim 21, Lai et al. (figures 1 to 4) specifically figure 2 show an integrated circuit package 1 comprising: a first substrate 3 having a first surface and a second surface, the first substrate including at least one heat generating circuit (inherit) and having a first coefficient of thermal expansion; and a second substrate 5 having at least a first surface and a second coefficient of thermal expansion that is substantially equal to the first coefficient of thermal expansion, the first surface of the second substrate being thermally coupled (by 6) to the second surface of the first substrate, the second substrate functioning to thermally conduct heat generated by the at least one heat generating circuit; thermally

Art Unit: 2826

coupling a metallic heat sink 4 thermally coupled to the second surface of the second substrate, wherein a coefficient of thermal expansion of the metallic heat sink is substantially different than the first coefficient of thermal expansion and the second coefficient of thermal expansion; and an external epoxy molding material 8 disposed exterior to the metallic heat sink (portion along at 8 on the side and under the heat sink 4) such that the metallic heat sink, the second substrate 5 and the first substrate 3 are encapsulated by the external epoxy molding material 8, but fail to explicitly show the method for fabricating an integrated circuit. However, it would be obvious to one of ordinary skill in the art to use the teaching of Lao et al.'s heat dissipating structure for an integrated circuit package to form the method for fabricating an integrated circuit of the purpose of preventing the encapsulant to cause a large thermal compressive stress on the integrated circuit chip during the cooling process.

- 22. The method of claim 21, Lai et al.'s second substrate has a second surface, the integrated circuit package further comprising: a metallic heat sink **4** thermally coupled to the second surface of the second substrate, wherein a coefficient of thermal expansion of the metallic heat sink is substantially different than the first coefficient of thermal expansion and the second coefficient of thermal expansion.
- 23. The integrated circuit package of claim 21, Lao et al.'s first substrate comprises a first semiconductor material and wherein the second substrate comprises one of the first semiconductor material and a second semiconductor material.

Therefore, it would have been obvious to one of ordinary skill in the art to use the teaching of Lai et al.'s 's heat dissipating structure for an integrated circuit package to form the method for fabricating an integrated circuit claimed by Applicant of the purpose of preventing the encapsulant to cause a large thermal compressive stress on the integrated circuit chip during the cooling process.

Claims 1, 3 to 9, 12, 17 and 21 to 23 are rejected under 35 U.S.C. § 103(a) as being unpatentable over Lai et al. (U.S. Patent # 6,236,568 B1) in view of Wang et al. (U.S. Patent # 5,977,626).

Lai et al. show the features of the claimed invention as detailed above.

Wang et al. is cited for showing a thermally and electrically enhanced PBGA package. Specifically Wang et al. (figures 2 to 7F) specifically figure 3 discloses a metallic heat sink **32** thermally coupled to the second surface of the substrate **22**,

Art Unit: 2826

wherein a coefficient of thermal expansion of the metallic heat sink is substantially different than the second coefficient of thermal expansion; and an external epoxy molding material 30 disposed exterior to the metallic heat sink (portion of 8 on the outside of the heat sink 32) such that the metallic heat sink and the substrate 22 are encapsulated by the external epoxy molding material 30 for the purpose of providing a good package with good efficiency of spreading heat and enhanced EM shielding.

Therefore, it would have been obvious to one of ordinary skill in the art to use the Wang et al.'s external epoxy covering the heat sink to modify Lai et al.'s epoxy for covering the side of the heat dissipating structure for the purpose of providing a good package with good efficiency of spreading heat and enhanced EM shielding.

Response

Applicant's arguments filed 6/26/03 have been fully considered, but are moot in view of the new grounds of rejections detailed above.

The insertion of Applicant's additional claimed language, for example, "in claims 1, 17 and 21" cause for further search and consideration to make this action final.

Applicant's amendment necessitated the new grounds of rejection. Accordingly, **THIS ACTION IS MADE FINAL**. See M.P.E.P. § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 C.F.R. § 1.136(a).

A SHORTENED STATUTORY PERIOD FOR RESPONSE TO THIS FINAL ACTION IS SET TO EXPIRE THREE MONTHS FROM THE DATE OF THIS ACTION. IN THE EVENT A FIRST RESPONSE IS FILED WITHIN TWO MONTHS OF THE MAILING DATE OF THIS FINAL ACTION AND THE ADVISORY ACTION IS NOT MAILED UNTIL AFTER THE END OF THE THREE-MONTH SHORTENED STATUTORY PERIOD, THEN THE SHORTENED STATUTORY PERIOD WILL EXPIRE ON THE DATE THE ADVISORY ACTION IS MAILED, AND ANY EXTENSION FEE PURSUANT TO 37 C.F.R. § 1.136(a) WILL BE CALCULATED FROM THE MAILING DATE OF THE ADVISORY ACTION. IN NO EVENT WILL THE STATUTORY

Art Unit: 2826

PERIOD FOR RESPONSE EXPIRE LATER THAN SIX MONTHS FROM THE DATE OF THIS FINAL ACTION.

The listed references are cited as of interest to this application, but not applied at this time.

Field of Search	Date
U.S. Class and subclass: 257/712,710,704,712,713,717,720,723,685,686,684,796, 784,786,787,777,778,734,737,738 361/702-704,717,718,715	3/17/03 8/26/03
165/20.3 Other Documentation: foreign patents and literature in 257/712,710,704,712,713,717,720,723,685,686,684,796, 784,786,787,777,778,734,737,738 361/702-704,717,718,715 165/20.3	3/17/03 8/26/03
Electronic data base(s): U.S. Patents EAST	3/17/03 8/26/03

Papers related to this application may be submitted to Technology Center 2800 by facsimile transmission. Papers should be faxed to Technology Center 2800 via the Technology Center 2800 Fax center located in Crystal Plaza 4-5B15. The faxing of such papers must conform with the notice published in the Official Gazette, 1096 OG 30 (November 15, 1989). The Technology Center 2800 Fax Center number is (703) 308-7722 or 24. Only Papers related to Technology Center 2800 APPLICATIONS SHOULD BE FAXED to the GROUP 2800 FAX CENTER.

Any inquiry concerning this communication or any earlier communication from the examiner should be directed to *Examiner Alexander Williams* whose telephone number is **(703) 308-4863**.

Art Unit: 2826

Any inquiry of a general nature or relating to the status of this application should be directed to the *Technology Center 2800 receptionist* whose telephone number is (703) 308-0956.

8/27/03

Primary Examiner Alexander O. Williams